

WHAT IS CLAIMED IS:

- 1 1. A method of recovering a clock and data from a data signal
2 comprising:
 - 3 receiving the data signal having a first data rate;
 - 4 receiving a clock signal having a first clock frequency, and alternating
5 between a first level and a second level;
 - 6 storing the data signal when the clock signal alternates from the first level to
7 the second level, and providing the stored data signal as a first signal a first amount of time
8 later;
 - 9 storing the first signal when the clock signal alternates from the first level to
10 the second level, and providing the stored first signal as a second signal a second amount of
11 time later;
 - 12 providing a third signal by delaying the first signal for a third amount of time;
13 storing the third signal when the clock signal alternates from the second level
14 to the first level, and providing the stored third signal as a fourth signal a fourth amount of
15 time later;
 - 16 providing a fifth signal by delaying the data signal a fifth amount of time;
17 providing an error signal by taking the exclusive-OR of the first signal and the
18 fifth signal; and
19 providing a reference signal by taking the exclusive-OR of the second signal
20 and the fourth signal, wherein the first data rate is equal to the first clock frequency.
- 1 2. The method of claim 1 further comprising:
 - 2 applying the error signal and the reference signal to a loop filter to generate a
3 loop filter output.
- 1 3. The method of claim 2 wherein the storing the data signal is done by a
2 first flip-flop, the storing the first signal is done by a third flip-flop, and storing the third
3 signal is done by a second flip-flop.
- 1 4. The method of claim 3 wherein the providing the error signal and
2 providing the reference signal is done by exclusive-OR gates.

1 5. The method of claim 1 wherein the first delay, the second delay, the
2 fourth delay, and the fifth delay are approximately equal and the third delay is longer than the
3 first delay.

1 6. The method of claim 5 wherein the third delay is approximately one-
2 half the reciprocal of the first clock frequency.

1 7. An apparatus for recovering data from a received data signal
2 comprising:

3 a first storage device configured to generate a first signal by receiving and
4 storing the received data signal;

5 a second storage device configured to generate a second signal by receiving
6 and storing the first signal;

7 a first delay block configured to generate a third signal by delaying the first
8 signal;

9 a third storage device configured to generate a fourth signal by receiving and
10 storing the third signal;

11 a second delay block configured to generate a fifth signal by delaying the
12 received data signal;

13 a first logic gate configured to perform an exclusive-OR of the second and
14 fourth signals; and

15 a second logic gate configured to perform an exclusive-OR of the first and
16 fifth signals,

17 wherein when the first storage device stores the received data, the second
18 storage device stores the first signal, and the third storage device does not store the third
19 signal, and when the third storage device stores the third signal, the first storage device does
20 not store the received data, and the second storage device does not store the first signal.

1 8. The apparatus of claim 7 wherein the first storage device stores the
2 received data signal on falling edges of the clock, the second storage device stores the first
3 signal on the falling edges of the clock, and the third storage device stores the third signal on
4 the rising edges of the clock.

1 9. The apparatus of claim 8 wherein a delay through the second delay
2 block is approximately equal to a clock-to-Q delay of the first storage element.

1 10. The apparatus of claim 9 wherein a delay through the first delay block
2 is approximately equal to the time between a rising edge of the clock signal and a falling edge
3 of the clock signal.

1 11. An apparatus for recovering data from a received data signal
2 comprising:

3 a first flip-flop having a data input coupled to a first data input port, and a
4 clock input coupled to a first clock port;

5 a second flip-flop having a data input coupled an output of the first flip-flop,
6 and a clock input coupled to the first clock port;

7 a first delay element having an input coupled to the output of the first flip-flop;

8 a third flip-flop having a data input coupled to an output of the first delay
9 element, and a clock input coupled to a second clock port;

10 a second delay element having an input coupled to the first data input port;

11 a first exclusive-OR gate having a first input coupled to the output of the
12 second flip-flop, and a second input coupled to an output of the third flip-flop; and

13 a second exclusive-OR gate having a first input coupled to the output of the
14 first flip-flop and a second input coupled the second delay element,

15 wherein the signal at the second clock port is the complement of the signal at
16 the first clock port.

1 12. The apparatus of claim 11 wherein the first data input port is
2 configured to receive a differential signal.

1 13. The apparatus of claim 12 wherein the first clock port is configured to
2 receive a differential signal.

1 14. The apparatus of claim 13 wherein the first exclusive OR gate provides
2 a reference signal, and the second exclusive OR gate provides an error signal.

1 15. An optical receiver comprising the apparatus of claim 11.

1 16. An optical transceiver comprising:
2 an optical transmitter; and
3 the optical receiver of claim 15 coupled to the optical transmitter.

1 17. A system for receiving and transmitting optical signals comprising:
2 a light emitting diode, configured to transmit optical signals;
3 a transmitter coupled to the light emitting diode;
4 a photo-diode, configured to receive optical signals;
5 a receive amplifier coupled to the photo-diode;
6 the apparatus of claim 11 coupled to the receive amplifier; and
7 a media access controller coupled to the apparatus of claim 11.

1 18. A method of modifying a signal path comprising an output of a first
2 flip-flop coupled to an input of a second flip-flop and the output of the first flip-flop and an
3 output of the second flip-flop coupled to a logic gate, the flip-flops clocked on consecutive
4 transitions of a clock signal, the method comprising:

5 inserting a delay element between the output of the first flip-flop and the input
6 of the second flip-flop, wherein a delay through the delay element is greater than a duration
7 between consecutive transitions of the clock signal, less a clock-to-Q delay for the first flip-
8 flop, and plus a hold time for the second flip-flop; and

9 inserting a third flip-flop between the first flip-flop and the logic gate, an input
10 of the third flip flop coupled to the output of the first flip-flop, and an output of the third flip-
11 flop coupled to the logic gate.

1 19. The method of claim 18 wherein the delay through the delay element is
2 less than a duration between three consecutive edges of the clock signal, less the clock-to-Q
3 delay for the first flip-flop, less a set-up time for the second flip-flop.

1 20. The method of claim 19 wherein the logic gate is an XOR gate.